


# Hackathon –2 : IDE + Heater Design

Yadhukrihnan S V, Amruth S Pawar  
PI Team, CeNSE


# IDE's with micro-heaters

- 4" Si/1um SiO<sub>2</sub> wafer + RCA cleaning
- 4 μm PECVD SiO<sub>2</sub> deposition as thermal barrier
- Front heater Lithography + 20/100nm Ti/Pt deposition + Liftoff
- 500 nm PECVD SiO<sub>2</sub> deposition
- Pad opening Lithography + BOE etch of SiO<sub>2</sub> (Landing on Pt)
- IDE Lithography+ 20/100nm- Ti/Pt deposition+ Liftoff




Cross section image

# Process Flow




Si wafer / RCA Cleaning




4  $\mu\text{m}$  PECVD SiO<sub>2</sub> Deposition

# Process Flow


3)



Heater : Lithography +  
Ti/PT Deposition & Lift-Off





4)





500nm PECVD Oxide  
Deposition

# Process Flow

5)



6)





# IDE details for measurement




Design Specification	Comments
IDE	5um
Gap between IDE	5um
IDE electrode Length	1020um
No of fingers in IDE	100
Electrode pads	3mmX3mm
IDE to Pad distance	3.2mm
IDE-Pad connecting line width	60um (near IDE) increasing to 2.07mm(near electrode pad)
Contact pad lead out pattern	Linear
Device Size	3mmX13.5mm

# Single Die details





# IDE Details






# IDE to Electrode Pad Connector Details



# IDE with Heater





Thank You

PI Team